In-Circuit System-on-Chip Verification and Debugging Environment
نویسندگان
چکیده
This paper presents in-circuit system-on-chip verification and debugging environment. To maximize the emulation speed, the software part is compiled natively for the host computer and the hardware part is mapped into FPGA. The two parts communicate with each other in transaction level. The operation of the hardware part and the software part is recorded independently during the emulation, and after the emulation is over, they are merged in a waveform to give user a unified view that covers both hardware
منابع مشابه
Processor Design Verification Using the Hybrid Emulator
Techniques for executing system verification using an FPGA-based prototyping board are being applied widely before the actual chip fabrication process is completed. For the verification of the next-generation processors to succeed the V850E1 series, NEC Electronics has recently started the in-circuit emulator (IE) verification at a few months before completion of actual chip fabrication by appl...
متن کاملUnified environment for mixed signal top-level SoC verification
Since latest sub-micron technologies enable designers to mix digital/analogue/RF IPs in a single chip, mixed signal verification has become a challenging issue. The complexity of debugging complex high-speed serial interface has shown the importance of performing efficient mixed-signal verification and underlined the lack of an appropriate methodology in the domain. In this paper, we present an...
متن کاملAn Integrated SystemC Debugging Environment
Since its first release the system level language SystemC had a significant impact on various areas in VLSI-CAD. One remarkable benefit of SystemC lies in the support of abstraction levels beyond RTL. But being able to implement complex System-on-Chip (SoC) designs in SystemC raises the necessity of new techniques to support debugging, system exploration, and verification. We present an integra...
متن کاملXDebugger: An Elastic Solution to Dynamic Batch In-Circuit Debugging on FPGA
In digital system design, Intellectual Property (IP) reuse technology reduces the complexity of System on a Chip (SoC) design, and improves its design efficiency. However it also brings some testing or verification difficulties. Aiming at the low efficiency of testing mechanism, the difficulty of real-time signal monitoring and non-reusability of modulelevel debugging platform for IP design, we...
متن کاملHPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification Mechanisms
Bus-based system-on-a-chip (SoC) design has become the major integrated methodology for shortening SoC design time. The main challenge is how to verify on-chip bus protocols efficiently. Although traditional simulation-based bus protocol monitors can check whether bus signals obey bus protocol or not. They are still lack of an efficient bus protocols verification environment such as FPGA-level ...
متن کامل